
RAM-COMM Expansion Board	1
--------------------------	---

Interface Circuitry	1
Input/Output Handling	1
Expansion Board Schematic	2

(

(

U

RAM - COMM Expansion Board

The expansion hardware provides additional memory and communication capabilities for the AT&T UNIX PC. The expansion hardware's EIA ports make it possible for the PC to communicate with another terminal or computer. Additional memory and EIA capabilities are available separately or in combination, as shown in the following list of expansion hardware options:

- o 0.5MB RAM Expansion Board (no EIA ports)
- o 2.0MB RAM Expansion Board (no EIA ports)
- o 0.5MB EIA/RAM Combo Board (two EIA ports)
- o 1.0MB EIA/RAM Combo Board (two EIA ports)
- o 1.5MB EIA/RAM Combo Board (two EIA ports)
- o Dual EIA Port Board (no RAM, two EIA ports)

The expansion hardware includes:

- o An interface connection P1 and associated circuitry
- o RAM memory
- o EIA connection circuitry (if an EIA or Combo board)

Interface Circuitry

All communications between the expansion board and the UNIX PC bus are through the expansion board interface connector P1.

Input/Output Handling

As a direct memory access (DMA) device, data transfer from the expansion board to the PC bus causes the 68010 to wait while data is transferred into RAM memory. Data transfer is considered a fast cycle (500 ns).

Expansion Hardware

There are three functions which the expansion board may be called upon to perform. Read to memory, read from memory and port to or from memory to the RS-232 interface.

Expansion Board Schematic

Sheet 2--Memory Access Control Circuitry:

This circuitry consists of address latch 1K, lower and upper data strobe control, consisting of demultiplexers 3H and 3J and OR gates 3B and parity interrupt, 2C and 2E.

Sheet 3--Memory Bus Management and Communications Circuitry:

The upper portion of sheet 3 of the schematic contains map address management circuitry consisting of multiplexers 4A, 4B, 4C, 4E, 4H, and 4J. The lower portion of sheet 3 contains the communication interface IC 11E, RS-232 line drivers 12J, 12K, and 12A, and RS-232 receivers 11A and 12B and port connectors J1 and J2.

Note

This circuitry is present only on the EIA/RAM Combo and EIA/RAM boards. The 0.5 and 2.0 RAM expansion boards do not contain interface circuitry or RS-232 ports.


Sheets 4, 5 and 6--Memory (RAM):

Memory circuitry consists of the X, Y, and Z bus, the read bus and read bus control 11H and 11C, and upper and lower parity generator ICs 5K through 10K.

Depending on the amount of RAM that is mounted physically on the expansion board, these locations may or may not be used.

Sheet 5--Expansion Bus Interface:

The lower portion of sheet 5 of the schematic also contains data transceivers 1C and 1E connected to the read bus and expansion bus connector P1 completing the expansion loop.



D-09-221-00
REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6

REV 6


REV 6

REV 6

REV 6

REV 6

REV 6



D-06-00221-00

REV. 1 OF 5

REV. 2 OF 5

REV. 3 OF 5

REV. 4 OF 5

REV. 5 OF 5

REV. 6 OF 5

REV. 7 OF 5

REV. 8 OF 5

REV. 9 OF 5

REV. 10 OF 5

REV. 11 OF 5

REV. 12 OF 5

REV. 13 OF 5

REV. 14 OF 5

REV. 15 OF 5

REV. 16 OF 5

REV. 17 OF 5

REV. 18 OF 5

REV. 19 OF 5

REV. 20 OF 5

REV. 21 OF 5

REV. 22 OF 5

REV. 23 OF 5

REV. 24 OF 5

REV. 25 OF 5

REV. 26 OF 5

REV. 27 OF 5

REV. 28 OF 5

REV. 29 OF 5

REV. 30 OF 5

REV. 31 OF 5

REV. 32 OF 5

REV. 33 OF 5

REV. 34 OF 5

REV. 35 OF 5

REV. 36 OF 5

REV. 37 OF 5

REV. 38 OF 5

REV. 39 OF 5

REV. 40 OF 5

REV. 41 OF 5

REV. 42 OF 5

REV. 43 OF 5

REV. 44 OF 5

REV. 45 OF 5

REV. 46 OF 5

REV. 47 OF 5

REV. 48 OF 5

REV. 49 OF 5

REV. 50 OF 5

REV. 51 OF 5

REV. 52 OF 5

REV. 53 OF 5

REV. 54 OF 5

REV. 55 OF 5

REV. 56 OF 5

REV. 57 OF 5

REV. 58 OF 5

REV. 59 OF 5

REV. 60 OF 5

REV. 61 OF 5

REV. 62 OF 5

REV. 63 OF 5

REV. 64 OF 5

REV. 65 OF 5

REV. 66 OF 5

REV. 67 OF 5

REV. 68 OF 5

REV. 69 OF 5

REV. 70 OF 5

REV. 71 OF 5

REV. 72 OF 5

REV. 73 OF 5

REV. 74 OF 5

REV. 75 OF 5

REV. 76 OF 5

REV. 77 OF 5

REV. 78 OF 5

REV. 79 OF 5

REV. 80 OF 5

REV. 81 OF 5

REV. 82 OF 5

REV. 83 OF 5

REV. 84 OF 5

REV. 85 OF 5

REV. 86 OF 5

REV. 87 OF 5

REV. 88 OF 5

REV. 89 OF 5

REV. 90 OF 5

REV. 91 OF 5

REV. 92 OF 5

REV. 93 OF 5

REV. 94 OF 5

REV. 95 OF 5


REV. 96 OF 5

REV. 97 OF 5

REV. 98 OF 5

REV. 99 OF 5


REV. 100 OF 5



D-08-30221-00
Sheet 5 OF 6

RD01 RD02 RD03 RD04 RD05 RD06 RD07 RD08 RD09 RD10 RD11 RD12 RD13 RD14 RD15 RD16 RD17 RD18 RD19 RD20 RD21 RD22 RD23 RD24 RD25 RD26 RD27 RD28 RD29 RD30 RD31 RD32 RD33 RD34 RD35 RD36 RD37 RD38 RD39 RD40 RD41 RD42 RD43 RD44 RD45 RD46 RD47 RD48 RD49 RD50 RD51 RD52 RD53 RD54 RD55 RD56 RD57 RD58 RD59 RD60 RD61 RD62 RD63 RD64 RD65 RD66 RD67 RD68 RD69 RD70 RD71 RD72 RD73 RD74 RD75 RD76 RD77 RD78 RD79

D-08-30221-00
Sheet 5 OF 6



D-05-00221-00
REV 5, DTG

1